GitLab

! ata: Bit 3 in the Bus Master IDE Command Register is set if the DMA
  transfer is a bus master write, i.e. read from disk and write to
  memory. Current code got that wrong and sets it for writes to the
  disk.
Signed-off-by: Kevin Wolf <kevin@tyndur.org>